



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/714,538	11/13/2003	Joseph C. Coffey	2316.1812US01	2540

7590 04/19/2005

Merchant & Gould P.C.  
P.O. Box 2903  
Minneapolis, MN 55402-0903

EXAMINER

LEVI, DAMEON E

ART UNIT PAPER NUMBER

2841

DATE MAILED: 04/19/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

## Office Action Summary

Application No.

10/714,538

Applicant(s)

COFFEY, JOSEPH C. 

Examiner

Dameon E. Levi

Art Unit

2841

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 13 November 2003.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-17 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-17 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 11-13-2005 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_.
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_.

## DETAILED ACTION

### ***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

**Claims 1-17 are rejected under 35 U.S.C. 102(b) as being anticipated by Cannella, Jr. et al US Patent 6144561.**

**Regarding claim 1,** Cannella, Jr. et al discloses a system, comprising:

- a) a chassis(for example, see element 10, Figs 1-7 ) having a plurality of module compartments and a printed circuit board(for example, see element 32, Figs 1-7 ), the printed circuit board including a plurality of back plane connectors(for example, see element 40, Figs 1-7 ) and a power input(for example, see element 50b, Figs 1-7 );
- b) a first module(for example, see element 60, Figs 1-7 ) positioned within a first module compartment of the plurality of module compartments, the first module being configured to transmit signals to one of the plurality of back plane connectors of the printed circuit board, the first module having a passive configuration requiring no power from the power input(for example, see column 5, lines 1-10); and
- c) a second module(for example, see element 18, Figs 1-7 ) positioned within a second module compartment of the plurality of module compartments, the second module being configured to transmit signals to another of the plurality of back plane connectors of the

Art Unit: 2841

printed circuit board, the second module having an active configuration requiring power from the power input(for example, see column 5, lines 1-10).

**Regarding claim 2**, Cannella, Jr. et al discloses wherein the printed circuit board further including a plurality of interface connectors(for example, see elements 34, Figs 1-7) configured to couple each of the modules to the printed circuit board, the interface connectors including a first interface connector piece(for example, see elements 34, Figs 1-7) mounted to the module and a second interface connector piece(for example, see elements 22, Figs 1-7) mounted to the printed circuit board.

**Regarding claim 3**, Cannella, Jr. et al discloses wherein the power input is connected to each of the second interface connector pieces for providing power to modules having active configurations(for example, see column 5, lines 1-10).

**Regarding claim 4**, Cannella, Jr. et al discloses wherein the second interface connector pieces are configured to receive a module having either a passive or an active configuration(for example, see column 5, lines 1-10).

**Regarding claim 7**, Cannella, Jr. et al discloses a system comprising:

- a) a chassis(for example, see element 10, Figs 1-7 ) having a plurality of module compartments and a back plane(for example, see element 32, Figs 1-7 ), the back plane including at least a plurality of first back plane connectors(for example, see element 40, Figs 1-7 );
- b) a first module having a first front connector(for example, see element 18,24 Figs 1-7 ) the first module being configured to interconnect to one of the plurality of first back plane connectors; and

Art Unit: 2841

c) a second module having a second front connector(for example, see element 18,22 Figs 1-7 ), the second module being configured to interconnect to another of the first back plane connectors, the second front connector of the second module being different than the first front connector of the first module(for example, see element 22,24 Figs 1-7 ),.

**Regarding claim 8**, Cannella, Jr. et al discloses wherein the first front connector of the first module is configured to receive an optical signal and the second front connector of the second module is configured to receive a copper signal(for example, see column 6, lines 40-50, see elements 50a, 50b, Figs 1-7).

**Regarding claim 9**, Cannella, Jr. et al discloses wherein the back plane further includes a plurality of second back plane connectors, the second back plane connectors being different than the first back plane connectors(for example, see element 40, Figs 1-7 ).

**Regarding claim 13**, Cannella, Jr, et al discloses a system comprising:

a) a chassis (for example, see element 10, Figs 1-7 ) having a plurality of signal transmission module compartments and a printed circuit board(for example, see element 32, Figs 1-7 ), the printed circuit board including a plurality of back plane connectors (for example, see element 40, Figs 1-7 )and a power input(for example, see element 50b, Figs 1-7 );

b) a first signal transmission module(for example, see element 60, Figs 1-7 ) operably positionable within any one of the plurality of signal transmission module compartments,

Art Unit: 2841

the first module having a passive configuration requiring no power from the power input(for example, see column 5, lines 1-10), and

c) a second signal transmission module(for example, see element 18, Figs 1-7 ) operably positionable within any one of the plurality of signal transmission module compartments, the second module having an active configuration requiring power from the power input(for example, see column 5, lines 1-10).

**Regarding claim 14,** Cannella, Jr et al discloses an assembly comprising:

a) a chassis having module compartments(for example, see element 10, Figs 1-7 ) , including signal transmission module compartments and at least one control module compartment;

b) a back plane(for example, see element 32, Figs 1-7 ) coupled to the chassis, the back plane including a plurality of back plane connectors(for example, see element 40, Figs 1-7 ) and a power input(for example, see element 50b, Figs 1-7 ),

c) a plurality of signal transmission modules(for example, see element 18, Figs 1-7 ) , each of the signal transmission modules being positionable within one of the signal transmission module compartments;

d) a plurality of signal interface connectors(for example, see element 24, Figs 1-7 ) configured to couple each of the signal transmission modules to the back plane, each of the signal interface connectors being connected to the power input;

e) at least one control module(for example, see element 60, Figs 1-7 ) positionable within the control module compartment;

Art Unit: 2841

f) a control interface connector(for example, see element 22, Figs 1-7 ) configured to couple the control module to the back plane, the control interface connector being connected to the power input,

g) wherein each of the signal interface connectors is configured to receive signal transmission modules having either a passive configuration requiring no power from the power input, or an active configuration requiring power from the power input(for example, see column 5, lines 1-10).

**Regarding claim 15**, Cannella, Jr. et al discloses wherein all of the signal transmission modules are passive signal transmission modules requiring no power from the power input(for example, see element 18, Figs 1-7).

**Regarding claim 16**, Cannella, Jr. et al discloses wherein all the signal transmission modules are active signal transmission modules requiring power from the power input(for example, see element 60, Figs 1-7).

**Regarding claim 17**, Cannella, Jr. et al discloses wherein the signal transmission modules include both passive signal transmission modules requiring no power from the power input, and active signal transmission modules requiring power from the power input(for example, see column 4, lines 60-67).

**Regarding claims 5,6,10-12**, the methods disclosed therein are deemed as inherent in the assembly and operation of the claimed apparatus since the elements of the claimed invention are taught or suggested in the prior art of record.

Art Unit: 2841


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dameon E. Levi whose telephone number is (571) 272-2105. The examiner can normally be reached on Mon.-Fri. (9:00 - 5:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kamand Cuneo can be reached on (571) 272-1957. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

DEL

Dameon E Levi  
Examiner  
Art Unit 2841



KAMAND CUNEO  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2800